Memristive LSTM network hardware architecture for time-series predictive modeling problem

September 10, 2018 ยท Declared Dead ยท ๐Ÿ› Asia Pacific Conference on Circuits and Systems

๐Ÿ‘ป CAUSE OF DEATH: Ghosted
No code link whatsoever

"No code URL or promise found in abstract"

Evidence collected by the PWNC Scanner

Authors Kazybek Adam, Kamilya Smagulova, Alex Pappachen James arXiv ID 1809.03119 Category cs.ET: Emerging Technologies Cross-listed cs.AI, cs.CV Citations 21 Venue Asia Pacific Conference on Circuits and Systems Last Checked 2 months ago
Abstract
Analysis of time-series data allows to identify long-term trends and make predictions that can help to improve our lives. With the rapid development of artificial neural networks, long short-term memory (LSTM) recurrent neural network (RNN) configuration is found to be capable in dealing with time-series forecasting problems where data points are time-dependent and possess seasonality trends. Gated structure of LSTM cell and flexibility in network topology (one-to-many, many-to-one, etc.) allows to model systems with multiple input variables and control several parameters such as the size of the look-back window to make a prediction and number of time steps to be predicted. These make LSTM attractive tool over conventional methods such as autoregression models, the simple average, moving average, naive approach, ARIMA, Holt's linear trend method, Holt's Winter seasonal method, and others. In this paper, we propose a hardware implementation of LSTM network architecture for time-series forecasting problem. All simulations were performed using TSMC 0.18um CMOS technology and HP memristor model.
Community shame:
Not yet rated
Community Contributions

Found the code? Know the venue? Think something is wrong? Let us know!

๐Ÿ“œ Similar Papers

In the same crypt โ€” Emerging Technologies

Died the same way โ€” ๐Ÿ‘ป Ghosted