Cost-effective Energy Monitoring of a Zynq-based Real-time System including dual Gigabit Ethernet
March 22, 2019 Β· Declared Dead Β· π IEEE Symposium on Field-Programmable Custom Computing Machines
"No code URL or promise found in abstract"
Evidence collected by the PWNC Scanner
Authors
Martin Geier, Dominik Faller, Marian BrΓ€ndle, Samarjit Chakraborty
arXiv ID
1903.09548
Category
eess.SP: Signal Processing
Cross-listed
cs.DC,
cs.PF
Citations
8
Venue
IEEE Symposium on Field-Programmable Custom Computing Machines
Last Checked
4 months ago
Abstract
The ongoing integration of fine-grained power management features already established in CPU-driven Systems-on-Chip (SoCs) enables both traditional Field Programmable Gate Arrays (FPGAs) and, more recently, hybrid Programmable SoCs (pSoCs) to reach more energy-sensitive application domains (such as, e.g., automotive and robotics). By combining a fixed-function multi-core SoC with flexible, configurable FPGA fabric, the latter can be used to realize heterogeneous Real-time Systems (RTSs) commonly implementing complex application-specific architectures with high computation and communication (I/O) densities. Their dynamic changes in workload, currently active power saving features and thus power consumption require precise voltage and current sensing on all relevant supply rails to enable dependable evaluation of the various power management techniques. In this paper, we propose a low-cost 18-channel 16-bit-resolution measurement (sub-)system capable of 200 kSPS (kilo-samples per second) for instrumentation of current pSoC development boards. To this end, we join simultaneously sampling analog-to-digital converters (ADCs) and analog voltage/current sensing circuitry with a Cortex M7 microcontroller using an SD card for storage. In addition, we propose to include crucial I/O components such as Ethernet PHYs into the power monitoring to gain a holistic view on the RTS's temporal behavior covering not only computation on FPGA and CPUs, but also communication in terms of, e.g., reception of sensor values and transmission of actuation signals. We present an FMC-sized implementation of our measurement system combined with two Gigabit Ethernet PHYs and one HDMI input. Paired with Xilinx' ZC702 development board, we are able to synchronously acquire power traces of a Zynq pSoC and the two PHYs precise enough to identify individual Ethernet frames.
Community Contributions
Found the code? Know the venue? Think something is wrong? Let us know!
π Similar Papers
In the same crypt β Signal Processing
R.I.P.
π»
Ghosted
π
π
The Cartographer
1D Convolutional Neural Networks and Applications: A Survey
R.I.P.
π»
Ghosted
Wireless Communications with Reconfigurable Intelligent Surface: Path Loss Modeling and Experimental Measurement
π
π
The Cartographer
Accessing From The Sky: A Tutorial on UAV Communications for 5G and Beyond
R.I.P.
π»
Ghosted
6G Wireless Systems: Vision, Requirements, Challenges, Insights, and Opportunities
R.I.P.
π»
Ghosted
A New Wireless Communication Paradigm through Software-controlled Metasurfaces
Died the same way β π» Ghosted
R.I.P.
π»
Ghosted
Federated Learning: Strategies for Improving Communication Efficiency
R.I.P.
π»
Ghosted
In-Datacenter Performance Analysis of a Tensor Processing Unit
R.I.P.
π»
Ghosted
Deep Convolutional Neural Networks for Computer-Aided Detection: CNN Architectures, Dataset Characteristics and Transfer Learning
R.I.P.
π»
Ghosted