A Custom 7nm CMOS Standard Cell Library for Implementing TNN-based Neuromorphic Processors

December 10, 2020 Β· Declared Dead Β· πŸ› arXiv.org

πŸ‘» CAUSE OF DEATH: Ghosted
No code link whatsoever

"No code URL or promise found in abstract"

Evidence collected by the PWNC Scanner

Authors Harideep Nair, Prabhu Vellaisamy, Santha Bhasuthkar, John Paul Shen arXiv ID 2012.05419 Category cs.AR: Hardware Architecture Cross-listed cs.ET, cs.LG, cs.NE Citations 0 Venue arXiv.org Last Checked 3 months ago
Abstract
A set of highly-optimized custom macro extensions is developed for a 7nm CMOS cell library for implementing Temporal Neural Networks (TNNs) that can mimic brain-like sensory processing with extreme energy efficiency. A TNN prototype (13,750 neurons and 315,000 synapses) for MNIST requires only 1.56mm2 die area and consumes only 1.69mW.
Community shame:
Not yet rated
Community Contributions

Found the code? Know the venue? Think something is wrong? Let us know!

πŸ“œ Similar Papers

In the same crypt β€” Hardware Architecture

Died the same way β€” πŸ‘» Ghosted