High-Level Approaches to Hardware Security: A Tutorial
July 21, 2022 ยท The Cartographer ยท ๐ ACM Transactions on Embedded Computing Systems
"No code URL or promise found in abstract"
"Title-pattern auto-detect: High-Level Approaches to Hardware Security: A Tutorial"
Evidence collected by the PWNC Scanner
Authors
Hammond Pearce, Ramesh Karri, Benjamin Tan
arXiv ID
2207.10466
Category
cs.CR: Cryptography & Security
Citations
15
Venue
ACM Transactions on Embedded Computing Systems
Last Checked
2 days ago
Abstract
Designers use third-party intellectual property (IP) cores and outsource various steps in the integrated circuit (IC) design and manufacturing flow. As a result, security vulnerabilities have been rising. This is forcing IC designers and end users to re-evaluate their trust in ICs. If attackers get hold of an unprotected IC, they can reverse engineer the IC and pirate the IP. Similarly, if attackers get hold of a design, they can insert malicious circuits or take advantage of "backdoors" in a design. Unintended design bugs can also result in security weaknesses. This tutorial paper provides an introduction to the domain of hardware security through two pedagogical examples of hardware security problems. The first is a walk-through of the scan chain-based side channel attack. The second is a walk-through of logic locking of digital designs. The tutorial material is accompanied by open access digital resources that are linked in this article.
Community Contributions
Found the code? Know the venue? Think something is wrong? Let us know!
๐ Similar Papers
In the same crypt โ Cryptography & Security
R.I.P.
๐ป
Ghosted
R.I.P.
๐ป
Ghosted
The Limitations of Deep Learning in Adversarial Settings
R.I.P.
๐ป
Ghosted
Distillation as a Defense to Adversarial Perturbations against Deep Neural Networks
R.I.P.
๐ป
Ghosted
Spectre Attacks: Exploiting Speculative Execution
R.I.P.
๐ป
Ghosted
How To Backdoor Federated Learning
R.I.P.
๐ป
Ghosted