🏛️ The Hardware Architecture Crypt
cs.AR: Where Hardware Architecture papers rest without their code.
732
Total Papers
583
No Code
10
Twilight
139
Has Code
19.0%
Survival Rate
R.I.P.
👻
Ghosted
R.I.P.
👻
Ghosted
DiVa: An Accelerator for Differentially Private Machine Learning
R.I.P.
👻
Ghosted
Chimera: A Hybrid Machine Learning Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis
R.I.P.
👻
Ghosted
GreenLLM: Disaggregating Large Language Model Serving on Heterogeneous GPUs for Lower Carbon Emissions
R.I.P.
👻
Ghosted
LLM-Aided Compilation for Tensor Accelerators
R.I.P.
👻
Ghosted
VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
R.I.P.
👻
Ghosted
Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems
R.I.P.
👻
Ghosted
PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips
R.I.P.
👻
Ghosted
Exploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration
R.I.P.
👻
Ghosted
Revising the classic computing paradigm and its technological implementations
R.I.P.
👻
Ghosted
ReFloat: Low-Cost Floating-Point Processing in ReRAM for Accelerating Iterative Linear Solvers
R.I.P.
👻
Ghosted
Tearing Down the Memory Wall
R.I.P.
👻
Ghosted
Flat ORAM: A Simplified Write-Only Oblivious RAM Construction for Secure Processors
🌅
💤
Eternal Rest
OpenSpike: An OpenRAM SNN Accelerator
R.I.P.
👻
Ghosted
LightNorm: Area and Energy-Efficient Batch Normalization Hardware for On-Device DNN Training
R.I.P.
👻
Ghosted
Gradient Backpropagation based Feature Attribution to Enable Explainable-AI on the Edge
🌅
💤
Eternal Rest
Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis
R.I.P.
👻
Ghosted
Characterizing the impact of last-level cache replacement policies on big-data workloads
R.I.P.
👻
Ghosted
Direct CMOS Implementation of Neuromorphic Temporal Neural Networks for Sensory Processing
R.I.P.
👻
Ghosted
LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations
R.I.P.
👻
Ghosted
Optimizing Routerless Network-on-Chip Designs: An Innovative Learning-Based Framework
R.I.P.
👻
Ghosted
AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models
R.I.P.
👻
Ghosted
A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers
R.I.P.
👻
Ghosted